Journal of SMT Article
Ultra CSP: A WAFER-LEVEL PACKAGE
Company: Flip Chip Technologies
Date Published: 4/1/1999 Volume: 12-2
This paper will present a new wafer-scale packaging technology called the Ultra* CSP. Advantages of this wafer-scale packaging concept includes commonality with standard IC processing technology for the majority of the packaging process.
This paper covers in detail the reliability results achieved for the Ultra CSP for a variety of package sizes and I/0 counts covering the range typically seen in microcontrollers, flash and new DRAM architectures. There will be significant discussion, as well, on optimization work done on board pad size, solder paste volume and solder paste type.
Key words: CSP, chip scale package, wafer-level packaging, Ultra CSP, IC packaging.
Cost to download:Members: Free! (Log on to receive the member rate)
Not a member yet? Join SMTA today!
Notice: Sharing of articles is prohibited. Downloaded papers must only be stored on a local hard drive and not in a shared repository either internal or external.